EXPRESS MAIL NO. EV064844985US

FORM PTO-1390 DEPARTMENT OF COMMIFRCE PATENT AND TRADEMARK OFFICE (REV 11-2000)

851663.433USPC

	TF	RANSMITTAL LETTER TO	U.S APPLICATION NO (If known, see37 CFR 1 5)				
		DESIGNATED/ELECTED	` ,	Unknown 10/088976			
		CONCERNING A FILING					
		IATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE 26 July 2000 (26.07.00)	PRIORITY DATE CLAIMED N/A			
	_	OF INVENTION	20 July 2000 (20.07.00)	13/4			
		RMAL SENSOR CIRCUIT					
\PP	LIC	ANT(S) FOR DO/EO/US					
RAY	/ISI	IANKER, Krishnamoorthy					
\pp	lican	t herewith submits to the United States	Designated/Elected Office (DO/EO/US) the	following items and other information:			
	\boxtimes	This is a FIRST submission of items	concerning a filing under 35 U.S.C. 371.				
<u>!</u> .		This is a SECOND or SUBSEQUEN	NT submission of items concerning a filing	g under 35 U.S.C. 371.			
i.		This is an express request to begin na items (5), (6), (9) and (21) indicated t	ational examination procedures (35 U.S.C. pelow.	371(f)). The submission must include			
١.	\boxtimes	The US has been elected by the expir	ration of 19 months from the priority date	(Article 31).			
š.	\boxtimes	A copy of the International Application	on as filed (35 U.S.C. 371(c)(2)).				
		a.	only if not communicated by the Internati	onal Burcau).			
		b. 🛮 has been communicated by	the International Bureau.				
		c. is not required, as the applic	cation was filed in the United States Recei	ving Office (RO/US).			
j		An English language translation of th	ne International Application as filed (35 U	.S.C. 371(c)(2)).			
		a. is attached hereto					
		b. has been previously submitt	ted under 35 U.S.C. 154(d)(4).				
7.	\boxtimes	Amendments to the claims of the Inte	ernational Application under PCT Article	19 (35 U.S.C. 371(c)(3)).			
		a. are attached hereto (require	d only if not communicated by the Interna	tional Bureau).			
		b. have been communicated by	y the International Bureau.				
			er, the time limit for making such amendr	nents has NOT expired.			
		d. A have not been made and will	_				
š .	П		he claims under PCT Article 19 (35 U.S.C	. 371(c)(3)).			
	_	An oath or declaration of the invento		1117			
			annexes to the International Preliminary	Examination Report under PCT Article			
ten	ıs 11	to 20 below concern document(s) o	r information included:				
ıı.		An Information Disclosure Statemen	t under 37 CFR 1.97 and 1.98.				
2.		An assignment document for recording	ng. A separate cover sheet in compliance	with 37 CFR 3.28 and 3.31 is included.			
3.	\boxtimes	A FIRST preliminary amendment.					
4.		A SECOND or SUBSEQUENT preli	iminary amendment.				
15.		A substitute specification.					
		A change of power of attorney and/or	r address letter.				
•	_		uence listing in accordance with PCT Rul	e 13ter.2 and 35 U.S.C. 1.821 - 1.825.			
	_		national application under 35 U.S.C. 154(
*			ge translation of the international applicat				
		Other items of information:	B- amount of the international approximation				
. 0.	ب	o mer nema or information.					

U.S. APPLICATION NO (If	known, see 37 CFR 1 5)	INTERNATIO	NAL APPLICAT	ON NO	AT	FORNEY'S DOCKET NUM	BER		
Unknown 10/0	PCT/SGOD/	00108			851663.433USPC				
21. A The following fe	es are submitted:					CALCULATIONS			
Basic National Fee (37 CFR 1.492(a)(1)-(5)):									
Neither international preliminary examination fee (37 CFR 1.482)									
nor international sear									
and International Sea	arch Report not prepared	y the EPO or	JPO	\$1040.00					
1		CED 1 400							
	nary examination fee (37 onal Search Report prepa			\$890.00					
COI TO OUR INTERNAL	onar content report prepa	ica oy ale zir	0 01 31 0	5070.00					
	nary examination fce (37								
but international sear	rch fee (37 CFR 1.445(a)	2)) paid to U	SPTO	. \$740.00					
International prelimi	nary examination fee (37	CER 1 482) p	aid to USPTO						
	t satisfy provisions of PC			\$710.00					
International prelimin	nary examination fee (37	CFR 1.482) p	aid to USPTO	#100 O					
and all claims satisfic	ed provisions of PCT Arti	cie 33(1)-(4).		\$100.00					
	ENTER APPROI	RIATE RA	SIC FEE AM	DUNT :	_	\$890.00			
Surcharge of \$130.00 for				30 mont	hs	\$130.00			
from the earliest claimed	priority date (37 CFR 1.4	92(e)).							
Claims	Number Filed	Nun	nber Extra	Rate					
Total Claims Independent Claims	19 - 20 =		0	x \$ 18.00 x \$ 84.00		\$0.00 \$0.00			
Multiple dependent claim				+ \$280.00		\$0.00			
within the dependent claim		DE ABOVE	CALCULAT			\$1,020.00			
Applicant claims sma						\$.00			
reduced by 1/2.									
			SUBT			\$.00			
Processing fee of \$130.00				□ 30		\$.00			
months from the earliest of	naimed priority date (37 C		L NATIONA	L FEE =	_	\$.00			
Fee for recording the encl	osed assignment (37 CFR					\$.00			
accompanied by an appro						\$.00			
		TOTAL	FEES ENCL	OSED =		\$1,020.00			
						Amount to be refunded			
						charged			
a. A check in the ar	mount of \$1,020.00 cover	the above fee	s is enclosed.						
b. Please charge my	Deposit Account No. ir	the amount o	f \$ to cover the	ahove fees	Δ				
	f this sheet is enclosed.	the unfount o	i b_ to cover the	above rees.	,,				
	er is hereby authorized to	abaraa any a	dditional foor wh	ich may bo	rami	rad or aredit any			
	Deposit Account No. 19-1								
1	arged to a credit card. W	•							
	larged to a credit card. w								
NOTE: Where an approp 1.137(a) or (b)) must be fi					atton	to revive (37 CFR			
1.13 (w) or (b)) must be in	ned and granted to restore	анс аррисанс	An to politing sta	/ ^					
			11\A	- ()					
SEND ALL CORRESPO	NDENCE TO:		!/_\//	<u>, </u>					
Robert lannucci, Esq.			SIGNATURE						
Seed Intellectual Property	Law Group PLLC		Robert lann	icci					
701 5th Avenue, Suite 630	10		NAME						
Seattle, WA 98104-7092									
United States of America			33,514	ONLAUDA	En				
(206) 622-4900 REGISTRATION NUMBER									

1

PATENT COOPERATION TREATY

PCT/SG00/00108 Int'l Application No. : Int'l Filing Date 26 July 2000 U.S. Application No. : Not yet known

Inventors : RAVISHANKER, Krishnamoorthy : A THERMAL SENSOR UNIT Title

Docket No. 851663.433USPC

Date 26 March 2002

Box PCT

Assistant Commissioner for Patents Washington, DC 20231-0001

PRELIMINARY AMENDMENT

Sir

Applicants respectfully request entry of preliminary amendments in the above-identified United States National Phase patent application. Please amend the claims as follows:

In the Claims:

Please amend Claims 5 and 6 as follows:

- (Amended) The thermal sensor circuit of claim 3 wherein each of the first to sixth BJTs is an n-p-n transistor.
- (Amended) The thermal sensor circuit of claim 3 wherein the 6 current gain is given by:

$$\frac{I2}{I1} = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)}$$

where:

I1 is the first current input;

12 is the second current input; and

β is the common-emitter current gain of each of the first to sixth BJTs.

Please enter the following new claims 8-19.

- 8. A thermal sensor circuit for sensing the temperature of an integrated circuit chip, the thermal sensor circuit comprising:
- a sensing device that produces a sensed voltage corresponding to the temperature of the integrated circuit chip;
- a first current mirror having first and second mirror legs respectively carrying first and second mirror currents that are directly proportional to each other, the first mirror leg being in series with the sensing device; and

a compensation circuit that includes:

an input that receives an input current;

a first transistor coupled between the input and a first supply voltage reference and having a control terminal;

a second transistor coupled between the second mirror leg and the first supply reference and having a control terminal coupled to the control terminal of the first transistor; and

a third transistor coupled between a second supply voltage reference and the first supply voltage reference and having a control terminal coupled to the control terminals of the first and second transistors.

- 9. The thermal sensor circuit of claim 8 wherein the compensation circuit further includes a fourth transistor coupled between the second mirror leg and the control terminals of the first, second, and third transistors, and having a control terminal coupled to the input of the compensation circuit.
- 10. The thermal sensor circuit of claim 9 wherein the first, second, third, and fourth transistors are bipolar transistors.
- The thermal sensor circuit of claim 8, further comprising:
 an output comparator having first and second inputs and an output, the first input being coupled to the sensing device to receive the sensed voltage;

a reference voltage circuit having an input and an output at which a reference voltage is produced, the output of the reference voltage circuit being coupled to the second input of the output comparator; and

a second current mirror having a first mirror leg coupled to the reference voltage circuit, and a second mirror leg coupled to the input of the compensation circuit to provide the input current.

- 12. The thermal sensor circuit of claim 11 wherein the second current mirror has a third mirror leg and the reference voltage circuit includes:
- a fourth transistor coupled between the third leg of the second current mirror and the first supply voltage reference and having a control terminal corresponding to the output of the voltage reference circuit; and
- a fifth transistor coupled between the first leg of the second current mirror and the first supply voltage reference and having a control terminal corresponding to the output of the voltage reference circuit.
- 13. The thermal sensor circuit of claim 12, wherein a ratio of an emitter area of the fifth transistor to an emitter area of the sixth transistor is M:1, where M>1.
- 14. The thermal sensor circuit of claim 11 wherein the first and second current mirrors are connected to the second supply voltage reference and include p-n-p bipolar transistors in their respective first and second mirror legs.
- 15. A thermal sensor circuit for sensing the temperature of an integrated circuit chip, the thermal sensor circuit comprising:
- a sensing device that produces a sensed voltage corresponding to the temperature of the integrated circuit chip;
- an output comparator having first and second inputs and an output, the first input being coupled to the sensing device to receive the sensed voltage;

- a reference voltage circuit having a first input and an output at which a reference voltage is produced, the output of the reference voltage circuit being coupled to the second input of the output comparator;
- a first current mirror having first and second outputs, the first output being coupled to the first input of the reference voltage circuit;
- a second current mirror having first and second outputs, the first output being coupled to the sensing device; and
- a compensation circuit having first and second inputs coupled respectively to the second outputs of the first and second current mirrors.
- 16. The thermal sensor circuit of claim 15 wherein the compensation circuit includes:
- a first transistor coupled between the first input of the compensation circuit and a first supply voltage reference and having a control terminal;
- a second transistor coupled between the second input of the compensation circuit and the first supply reference and having a control terminal coupled to the control terminal of the first transistor; and
- a third transistor coupled between a second supply voltage reference and the first supply voltage reference and having a control terminal coupled to the control terminals of the first and second transistors.
- 17. The thermal sensor circuit of claim 16 wherein the compensation circuit further includes a fourth transistor coupled between the second input of the compensation circuit and the control terminals of the first, second, and third transistors, and having a control terminal coupled to the first input of the compensation circuit.
- 18. The thermal sensor circuit of claim 17 wherein the first, second, third, and fourth transistors are bipolar transistors.
- 19. The thermal sensor circuit of claim 15 wherein the first current mirror includes:

10088976.069709

5

a first mirror leg coupled between a supply voltage and the first input of the compensation circuit:

a second mirror leg coupled between the supply voltage and the first input of the reference voltage circuit; and

a third mirror leg coupled between the supply voltage and a first input of the reference voltage circuit.

REMARKS

Claims 1-19 will be pending upon entry of the present amendment.

Claims 5-6 are being amended. Calims 8-19 are being newly presented.

Attached hereto is a marked-up version of the changes made to the specification and claims by the current amendment. The attached page is captioned "Version With Markings to Show Changes Made."

All of the claims remaining in the application are now clearly allowable. Favorable consideration and a Notice of Allowance are earnestly solicited.

Respectfully submitted,

Seed Intellectual Property Law Group PLLC

Robert Iannucci

Registration No. 33,514

RXI:km

Enclosure: Appendix

701 Fifth Avenue, Suite 6300 Seattle, Washington 98104-7092 (206) 622-4900: Fax: (206) 682-6031

VERSION WITH MARKINGS TO SHOW CHANGES MADE

Please amend claims 5-6 as follows.

- 5. (Amended) The thermal sensor circuit of claim 3 or claim 4; wherein each of the first to sixth BJTs is an n-p-n transistor.
- 6. (Amended) The thermal sensor circuit of claim 3 or elaim 4π wherein the current gain is given by:

$$\frac{I2}{I1} = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)}$$

where:

Il is the first current input;

12 is the second current input; and

 β is the common-emitter current gain of each of the first to sixth BJTs.

Rec'd PCT/PTO 26 MAR 2002 10/088976

A THERMAL SENSOR CIRCUIT

- 1 -

FIELD OF THE INVENTION

5 The present invention relates to thermal sensor circuits. In particular, the invention relates to thermal sensor circuits for sensing temperature-related characteristics of a semiconductor device.

BACKGROUND OF THE INVENTION

10

Integrated circuits (ICs) are generally manufactured on semiconductor substrates (also called wafers) by a process involving deposition. Other semiconductor materials are thermally driven into the substrate. Because of the small size of the ICs, numerous ICs are fabricated using a single dye on the same wafer. The ICs are then separated by cutting. Due to unpredictable variations in the manufacturing process from dye to dye, as well as from wafer to wafer, the

- 5 variations in the manufacturing process from dye to dye, as well as from wafer to wafer, the characteristics of the individual ICs are not identical. By measuring the characteristics of the manufactured ICs, these variations can be found.
- In order to sense the temperature of the IC, a thermal sensor circuit is formed on the chip 20 carrying the IC. If the variations in the temperature sensing characteristics of the sensor circuit are not within an acceptable range, the IC must be discarded as being defective, resulting in a lower IC manufacturing yield. It is therefore desirable to provide compensation for the manufacturing process variations so that the ICs need not be discarded.
- 25 The circuit components of the thermal sensor circuit on each IC chip will generally be sufficiently proximate to each other that they will all be affected by the process variations to a similar extent.
- An example of a conventional temperature sensor circuit is shown in Figure 1. The 30 temperature is sensed by comparing the linearly varying voltage at V_{sense} with the (ideally) fixed reference voltage V_{ref} . For example, if V_{sense} is 0 volts at 20 degrees Celsius and 1 volt

-2-

at 120 degrees, for every 10 degrees V_{sense} increases by 0.1 volts. If it is desired to detect when the temperature reaches 100 _{degrees}, V_{ref} should be set to 0.8 volts. When V_{sense} is less than 0.8 volts, the temperature will be below 100 degrees and the comparator output will be low. When V_{sense} is greater than 0.8 volts, the temperature will be greater 100 degrees and the comparator output will be high. In order to accurately sense whether the temperature of the IC has passed a particular threshold temperature, V_{ref} must not vary with temperature. Otherwise this will give a spurious result as to the sensed voltage at the output of the comparator. However, due to IC manufacturing process variations, V_{ref} will sometimes vary with temperature.

10

In order for all the manufactured ICs to meet the required parameters, the process variations need to be taken into account during the design stage of the ICs. The circuits sensitivity to these process parameters must be minimized to get minimal difference in the performance of the circuit from IC to IC.

15

Transistors Q1 and Q2 are used to generate a voltage across the resistor R1 which is independent of any process variation. This voltage is effectively a property of the Silicon of the transistors and is therefore accurately reproducible. The voltage across the resistor R1 is given by the difference of the base-emitter potentials of transistors Q1 and Q2,

20

$$V = -V = k \cdot T \cdot \ln (M)$$

where k is Boltzmann's constant, T is absolute temperature and M is the ratio (M:1, for M>1) of the emitter areas of Q2 to Q1. The temperature sense voltage V_{sense} is measured over the temperature sensing resistor R3 and is given by,

25

$$V_{max} = \frac{RS}{RI} \cdot k \cdot T \cdot \ln{(M)}$$

It is clear from the equation above that the V_{sense} is not affected by variations in the process.

WO 02/08708 PCT/SG00/00108

- 3 -

since the process dependent components in the equation, resistors R3 and R1, appear as a ratio and will generally be affected by the process variations to the same extent. The "current mirror 1" circuit shown in Figure 1 is modelled as an ideal p-n-p current mirror for simplicity of explanation.

A reference "bandgap" voltage is obtained at the base of Q1 and Q2, such that the value is almost constant over temperature and is given by.

$$V_{M} = V_{M} + \frac{R2}{R!} \cdot k \cdot T \cdot \ln(M)$$

As the temperature varying term of the above equation is small relative to the base-emitter 10 voltage of transistor Q1, V_{ref} changes as V_{bet} changes due to process variations.

Figure 3a illustrates the relationships of V_{sense} and V_{ref} over varying voltage and temperature. As can be seen from the plot of Figure 3a, the normal level of Vref will be crossed by the linearly varying Vsense measurement at the desired temperature level, T0. When the process variations have resulted in changed characteristics of the sensing circuit, this will have the effect of changing the level of Vref so that, for characteristics corresponding to the 'process minimum', Vref will be higher and will be crossed by Vsense at a higher temperature, T2, and for characteristics corresponding to the 'process maximum', Vref will be lower and will be crossed by Vsense at a lower temperature, T1. Temperatures T1 and T2 are spurious 20 results, which, if the temperature differential between these two values is large, can cause an unacceptably high number of occurrences of spurious high temperature alert signals for the IC.

Figure 3b shows the output of the comparator corresponding to the spurious temperature 25 detections at temperatures T1 and T2 as shown in Figure 3a.

It is therefore desirable to reduce the temperature difference (ie. T2 - T1) over which spurious detections occur for thermal sensing circuits in order to reduce the number of occurrences of

SUBSTITUTE SHEET (RULE 26)

-4-

spurious high temperature alert signals for the IC.

SUMMARY OF THE INVENTION

- 5 The present invention provides a thermal sensor circuit for sensing the temperature of an integrated circuit chip, the thermal sensor circuit including:
 - an output comparator for comparing a reference voltage, V_{ref}, with a sensed voltage, V_{ref}, the sensed voltage being measured from a sensing device;
 - a first circuit to which a reference voltage line is connected to measure V_{ref};
- 10 a first current mirror providing a first current input to the first circuit and to a compensation circuit:
 - a second current mirror providing a second current input to the compensation circuit and to the sensing device; and wherein
- the compensation circuit provides a current gain, defined as the ratio of the second current input to the first current input, for compensating for variations in V_{ref} due to variations of the characteristics of the thermal sensing circuit arising from manufacture by adjusting the second current input in dependence on the variations of the characteristics to thereby vary V_{sense} with V_{ref} .
- 20 Preferably, the compensation circuit includes first, second, third and fourth bipolar junction transistors (BJTs) wherein:
 - the first BJT has a collector terminal connected to the first current input of the first current mirror, a base terminal connected to a common base connection and an emitter terminal connected to ground;
- 25 the second BJT has a collector terminal connected to the second current input of the second current mirror, a base terminal connected to the common base connection and an emitter terminal connected to ground;
- the third BJT has a collector terminal connected to the second current input, a base terminal connected the first current input and an emitter connected to the common base 30 connection:

the fourth BJT has a collector terminal connected to a voltage supply of the thermal

5

- 5 -

sensor circuit, a base terminal connected to the common base connection and an emitter terminal connected to ground; and

the ratio of emitter area of the fourth BJT to the emitter areas of the first, second and third BJTs is N:1, where N>0.

Preferably, the first circuit includes fifth and sixth BJTs, wherein:

the fifth BJT has a collector terminal connected to the first current input, a base terminal connected to the reference voltage line and an emitter terminal connected to an output point of the first circuit via a first resistor:

the sixth BJT has a collector terminal connected to the first current input, a base terminal connected to the reference voltage line and an emitter connected to the output point of the first circuit:

the output point of the first circuit is connected to ground via a second resistor.

15 Preferably, the ratio of emitter area of the fifth BJT to the emitter area of the sixth BJT is M:1, where M > 1. Preferably, each of the first to sixth BJTs is an n-p-n transistor.

Preferably, the current gain is given by:

$$\frac{I2}{I1} = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)}$$

where:

20 I1 is the first current input;

12 is the second current input; and

β is the common-emitter current gain of each of the first to sixth BJTs.

Preferably, the first and second current mirrors are connected to the voltage supply of the 25 thermal sensor circuit and use p-n-p BJTs to supply the first and second current inputs, respectively.

Advantageously, the thermal sensor circuit provides a compensation function which reduces

- 6 -

the temperature range over which spurious temperature detection signals are sent by the comparator by providing a compensation circuit which provides current gain to adjust V_{sense} according to the degree of process variations effected by the manufacturing process of the IC on the thermal sensing circuit.

5

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit diagram of a known temperature sensing circuit;

10

Figure 2 is a circuit diagram of a known current mirror circuit;

Figure 3a is a graph of voltage versus temperature, showing the relationship between the sensed voltage and the reference voltage of the temperature sensing circuit of Figure 1;

15

Figure 3b is a plot of the output of the comparator of the temperature sensing circuit of Figure 1 corresponding to the graph of Figure 3a;

Figure 4 is a circuit diagram of a modified current mirror circuit employed in an embodiment 20 of the invention:

Figure 5 is a circuit diagram of a temperature sensing circuit according to an embodiment of the invention:

25 Figure 6a is a graph of voltage versus temperature, showing the relationship between the sensed voltage and the reference voltage of the temperature sensing circuit of Figure 5;

Figure 6b is a plot of the output of the comparator of the temperature sensing circuit of Figure 5 corresponding to the graph of Figure 6a:

30

Figure 7 is a comparative plot of current gain versus process variation.

SUBSTITUTE SHEET (RULE 26)

PCT/SG00/00108

- 7 -

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A typical n-p-n current mirror circuit is shown in Figure 2, the current gain (I2/I1) of which 5 is given by,

$$Gin = \frac{I2}{I1} = \frac{\beta^2 + \beta}{\beta^2 + \beta + 2}$$

where β is the common-emitter current gain of a BJT. Generally, a process minimum corresponds to a smaller β , and is called a process minimum because the circuits tend to operate more slowly. Similarly, a process maximum corresponds to a larger β , where the 10 circuits tend to operate faster. For smaller values of β , the current gain is less than 1. As β increases, the gain approaches 1.

A compensation circuit 10 is shown in Figure 4, similar to that shown in Figure 2 except for a few important differences. Compensation circuit 10 includes an additional transistor Qd, the base terminal of which is connected to the common base connection of current mirror transistors Qa and Qb and the collector terminal of which is connected to the supply voltage, Vdd, of the thermal sensor circuit. The emitter terminal of Qd is connected to ground 14, in common with the emitter terminals of Qa and Qb. The emitter area of Qd is larger than the emitter areas of Qa, Qb and Qc by a ratio of N:1, where N≥0. N will usually be equal to or 20 larger than 1 but may effectively be zero by providing an open circuit in place of Qd. Also in contrast to Figure 2, instead of the collector of transistor Qc being connected to the supply voltage Vdd, it is connected in parallel with the collector of Qb. The gain of the compensation circuit of Figure 4 is given by:

$$\frac{I2}{I1} = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)}$$

25 Figure 5 shows the compensation circuit 10 of Figure 4 in use in a thermal sensing circuit 2.

PCT/SG00/00108

- 8 -

The compensation circuit 10 is placed in combination with first and second current mirrors 6, 7, a bandgap reference circuit 8 and a comparator 4. The bandgap reference circuit 8 and the comparator 4 operate in a similar manner to that of the thermal sensor circuit of Figure 1. Transistors Q1, Q2 of the reference circuit and Qa, Qb, Qc and Qd of the compensation 5 circuit are all n-p-n transistors having similar characteristics (apart from the larger emitter areas of Q2 and Qd).

The relative sizes of resistors R1, R2 and R3 serve to define the levels of V_{ref} and V_{seme} and will be set according to the threshold temperature which it is desired to detect the passing of.

10 Typically, R2 and R3 are of similar values while R1 is relatively much smaller.

The reference current I1 from the first current mirror 6 is given a current gain by the compensation circuit 10 to draw a compensated output current I2 from current mirror 7. The current I2 drawn through the compensation circuit must, by the nature of an ideal current mirror, be reflected through the other current supply line of the current mirror 7 which runs through thermal sensing resistor R3 to give a potential difference over R3 corresponding to V_{sense}. Thus, the compensation circuit 10 provides a current gain of I2 with respect to I1. The current gain provided (I2/I1) is more than the typical value when the process is minimum and less than the typical gain when the process is maximum.

20

25

30

Some sample gain values are calculated below:

```
Process minimum \rightarrow small \beta; increased V_{ref}.

Process mean \rightarrow typical \beta; normal V_{ref}.

Process maximum \rightarrow larger \beta; decreased V_{ref}.
```

For the typical current mirror: Small $\beta = 5$; 12/11 = 0.938 < 1; Typical $\beta = 20$; 12/11 = 0.995. Larger $\beta = 50$; 12/11 = 0.999 = 1.

5

PCT/SG00/00108

-9-

For the compensation circuit, with N=1:

Small
$$\beta = 5$$
: $I2/I1 = 1.364 > 1$:

Typical
$$\beta = 20$$
; $I2/I1 = 1.135$.

Larger
$$\beta = 50$$
: $12/11 = 1.058 \approx 1$.

The thermal sensor circuit 2 having the compensation circuit 10 therefore provides compensation for the process variations by providing a current gain to adjust the sensed voltage, V_{sense} , over thermal sensing resistor R3. The compensated V_{sense} is given by:

$$V = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)} \cdot \frac{RB}{R!} \cdot k \cdot T \cdot \ln(M)$$

In an alternative embodiment of the invention, the current mirrors 6 and 7 may be implemented with n-p-n transistors and the reference and compensation circuits may be implemented with p-n-p transistors. This would necessitate a reversal of polarity for the terminals of the comparator 4 and would require changing the relative roles of the voltage supply and ground lines.

15 Figure 6a shows a plot (which is not to scale) of V_{ref} and V_{sense} versus temperature for the compensated thermal sensor circuit 2. It can be seen that V_{sense} is increased for process minimum scenarios and is decreased for process maximum scenarios. This compensation of V_{sense} reduces the temperature range over which spurious temperature measurements are recorded, leading to greater accuracy of the thermal sensor circuit, fewer ICs being discarded 20 because of irredeemable process variations and a correspondingly higher IC manufacturing yield. Figure 6b shows the output of the comparator 4 corresponding to reduced band of spurious temperature detections at temperatures T1 and T2 as shown in Figure 6a.

Advantageously, by appropriately choosing the area of Qd, the current gain of the 25 compensation circuit can be modified to effectively provide a 'DC shift' to the measured V_{sense} in order to track the variations in Vref due to process variations, thereby enabling an accurate sensing of the temperature independent of the process variations. The amount of variation in the current gain, and hence compensation of Vsense, can be adjusted by changing the emitter

PCT/SC00/00108

- 10 -

area N of transistor Qd to suit a particular batch of IC chips.

Figure 7 shows the relationship between the current gain and the process variations for both the proposed compensation circuit (for N=0, 1 and 2) and an exemplary "typical mirror" 5 circuit employed in place of the compensation circuit in Figure 5. The use of the "typical mirror" in place of the compensation circuit in Figure 5 is not believed to form part of the prior art but is used here for the purposes of comparison.

- 11 -

CLAIMS:

- 1. A thermal sensor circuit for sensing the temperature of an integrated circuit chip, the thermal sensor circuit including:
- an output comparator for comparing a reference voltage, V_{ref}, with a sensed voltage, V_{ref}, the sensed voltage being measured from a sensing device;
 - a first circuit to which a reference voltage line is connected to measure V_{cef};
 - a first current mirror providing a first current input to the first circuit and to a compensation circuit;
- 10 a second current mirror providing a second current input to the compensation circuit and to the sensing device; and wherein

the compensation circuit provides a current gain, defined as the ratio of the second current input to the first current input, for compensating for variations in V_{ref} due to variations of the characteristics of the thermal sensing circuit arising from manufacture by adjusting the second current input in dependence on the variations of the characteristics to thereby vary V_{sense} with V_{ref} .

- The thermal sensor circuit of claim 1, wherein the compensation circuit includes first, second, third and fourth bipolar junction transistors (BJTs) and wherein:
- 20 the first BJT has a collector terminal connected to the first current input of the first current mirror, a base terminal connected to a common base connection and an emitter terminal connected to ground;

the second BJT has a collector terminal connected to the second current input of the second current mirror, a base terminal connected to the common base connection and an 25 emitter terminal connected to ground;

the third BJT has a collector terminal connected to the second current input, a base terminal connected the first current input and an emitter connected to the common base connection:

the fourth BJT has a collector terminal connected to a voltage supply of the thermal 30 sensor circuit, a base terminal connected to the common base connection and an emitter terminal connected to ground; and

PCT/\$C00/00108

- 12 -

the ratio of emitter area of the fourth BJT to the emitter areas of the first, second and third BJTs is N:I, where N>0.

3. The thermal sensor circuit of claim 2, wherein the first circuit includes fifth and sixth 5 BJTs, and wherein:

the fifth BJT has a collector terminal connected to the first current input, a base terminal connected to the reference voltage line and an emitter terminal connected to an output point of the first circuit via a first resistor;

the sixth BJT has a collector terminal connected to the first current input, a base 10 terminal connected to the reference voltage line and an emitter connected to the output point of the first circuit; and

the output point of the first circuit is connected to ground via a second resistor.

- 4. The thermal sensor circuit of claim 3, wherein the ratio of emitter area of the fifth BJT 15 to the emitter area of the sixth BJT is M: 1, where M > 1.
 - 5. The thermal sensor circuit of claim 3 or claim 4, wherein each of the first to sixth BJTs is an n-p-n transistor.
- 20 6. The thermal sensor circuit of claim 3 or claim 4, wherein the current gain is given by:

$$\frac{I2}{I1} = \frac{\beta^2 + (3+N)\beta}{\beta^2 + \beta + (2+N)}$$

where:

It is the first current input:

12 is the second current input; and

 $\boldsymbol{\beta}$ is the common-emitter current gain of each of the first to sixth BJTs.

25

7. The thermal sensor circuit of claim 2, wherein the first and second current mirrors are connected to the voltage supply of the thermal sensor circuit and use p-n-p BJTs to supply the first and second current inputs, respectively.

(19) World Intellectual Property Organization



English

English



(43) International Publication Date 31 January 2002 (31.01.2002)

PCT

(10) International Publication Number WO 02/08708 A1

(51) International Patent Classification7: G01K 7/01

Krishnamoorthy [IN/SG]. Blk 244 Lor Chuan, #19-05 Chuan Park, Singapore 556745 (SG)

- (21) International Application Number: PCT/SG00/00108
- (74) Agent: DONALDSON & BURKINSHAW; P.O. Box 3667, Singapore 905667 (SG).
- (22) International Filing Date: 26 July 2000 (26.07.2000)
- (81) Designated States (national); JP, SG, US,

(25) Filing Language:

- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE)
- (26) Publication Language:
- Published:
- (71) Applicant (for all designated States except US): STMI-CROELECTRONICS ASIA PACIFC PTE LTD |SG/SG|, 28 Ang Mo Kio Industrial Park 2. Singapore 569508 (SG)

Published:

- with international search report


ning of each regular issue of the PCT Gazette

(72) Inventor; and

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the begin-


(75) Inventor/Applicant (for US only): RAVISHANKER,

(54) Title: A THERMAL SENSOR CIRCUIT



(67) Abstract: The present invention provides a thermal sensor circuit for sensing the temperature of an integrated circuit chip, the thermal sensor circuit including: an output comparator for comparing a reference voltage, V_{stef}, with a sensed voltage, V_{stef} the sensed voltage being measured over a sensing resistor relative to the ground potential of the circuit, a first circuit to which a reference voltage line in connected to measure V_{sef}, a first current mirror providing a first current input to the first circuit and to a compensation circuit, and excond current mirror providing a second current input to the compensation circuit and to the sensing resistor. The compensation circuit and to the sensing resistor. The compensation of V_{sef} due to variations of the characteristics of the thermal sensing circuit arising may amandaturing process of an integrated circuit chip on which the thermal sensor circuit is made by adjusting the second current input in dependence on the variations of the characteristics to thereby vary V_{sef}, along with V_{sef}.

XXO 02/08/708 A1






FIGURE 2




FIGURE 3A






FIGURE 3B



5 / 7



SUBSTITUTE SHEET (RULE 26)




FIGURE 6A





FIGURE 6B





SUBSTITUTE SHEET (RULE 26)

EXPRESS MAIL NO. EV064844968US

Please ty	/pe a plus sign (+) inside this box	+							PTO/SB	/01 (10-	01) (modified			
	DECLARATION FOR					ney Docket	No	85	.433USPC	33USPC					
	UTILITY OR DESIGN			Fi	rst	Named Inv	entor	K	Krishnamoorthy Ravishanker						
ĺ	PATENT APPLICATION							со	MPLE	TE IF KNOWN					
ŀ	(37 CFR 1.63)					Application Number				10/088,976					
			Fil	ling	Date		M.	arch	26, 2002						
	Declaration Submitted X Declaration Submitted with Initial Filing					Art Unit		No	t yet	known					
				Ex	am	iner's Nam	е	Not yet known							
As the h	As the below named inventor(s), I/we hereby declare that:														
My resid	ence nost office	e address, and citize	eby decla	re tha	ıt:										
I/we belie on the in	eve that I/we an vention entitled	e address, and chize n/are the original and :	nsnip are d first inver	as sta ntor(s	ated) of	the subjec	t to my t matte	nam whic	e. ch is cla	aimed and for whi	ch a pat	ent is sough			
			THER	MAI	_	ENSOR	CID	CIETE	Tr.						
						of Invention)	CIR	UI	<u> </u>						
the specifi	cation of which w	ras filed on (MM/DD/YY	YY) [_	y 26, 2000		7	o ennor	fination of the bar					
as United	States A ti ti -			July 26, 2000					the specification of which is attached hereto						
Internation	al Application Nu	n Number or PCT imber	L_	PC	T/:	G00/001	08		opress N	Mail					
and was a	mended on (MM/	DD/YYYY) (if applicable)			-			_ N(•						
I/we have	reviewed and u	understand the conte	ents of the	above	e id	entified spe	ecificati	J on, in	cluding	g the claims, as a	mended	by any			
In additio	n. I/we acknowl	edge the duty to dis-	Noon to the	- 11-34				_							
to be mat	erial to patental	bility as defined in 3	7 CFR 1.56	3, incl	udi	ng material	inform	ation	which	Oπice all informa became available	tion kno betwee	wn to me/us			
		The same of the sa	0 0	Ciliat	IOH	ar ninny uan	e oi ine	cont	inuatioi	n-in-part applicati	nn ifan	nlicable			
States of	America listed	n priority benefits und 165(a) of any PCT int below and have also international applica	idontified	appii	Call	on which a	esigna	ed a	least o	one country other	than the	United			
	r Foreign olication	į.		Fc	rei	an Filing Da	ite	Р	riority	Certified					
	mber(s)	Country			(MM/DD/YYYY)			С	laimed	YES	-opj /it.	NO			
	G00/00108	wo			July 26, 2000				Y		\top	X			
Additional f	oreign application	numbers are not lister	on a suppl	lemen	tal p	mority data s	sheet PT	O/SB	/02B at	tached hereto					
I/we hereb	y claim the ber	nefit under 35 U.S.C.	119(e) of	anv L	Jnit	ed States r	rovisio	nal ar	nhicati	on(a) listed hele					
Applic	cation No.	Filing Date (MM/DD	/YYYY) T		ADD	lication No.	7	iai aj	piicatii						
	Timing Date (www.DDFYY)														
Additional provisional application numbers are not listed on a supplemental priority data sheet PTO/SB/02B attached hereto.															
Direct all communications to Customer Number 00500															
Name	Robert Iannucci of SEED INTELLECTUAL PROPERTY LAW GROUP PLLC														
Address		Avenue, Suite 6	300						_10,11	EAST GROUP PI					
City	Seattle	4 W	·			State	WA			Zıp	004	04-7092			
Country	U.S.A.		Telephone	,	(2	06) 622-			Fax	(206) 682-60		J-4-1U3Z			

EXPRESS MAIL NO. EV064844968US

I/we hereby declare that all statements made herein of my/per own knowledge are true and that all statements made herein on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like are punishable by fine or imprisonment, or both, under 18 U S.C. 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon

20											
Sole or First Inventor: Krishnamoorthy Ravishanker											
Given Name	e (first and mide	dle [if any])			Family Name or Surname						
Kri	ishnamoortl	hy			Ravishanker						
Inventor's Signature X	VVP.	When St				Date	29- APRIL	-02			
Residence: City	Singapore	e State	Sin	gapore	Country	SG	Citizenship	IN			
Post Office Address		Blk 244 Lor. Chuan, #19-05, Chuan Park									
City	Singapore	e State	SG		Country SG						
Additional Inventor:											
Given Name	e (first and mide	idle [if any])		Family Name or Surname							
Inventor's Signature						Date					
Residence City		State	T		Country		Citizenship				
Post Office Address											
City		State	\Box		Country						
Additional Inventor:											
Given Name	e (first and mide	dle [if any])			Family Name or Surname						
Inventor's Signature				Date							
Residence. City		State	T		Country		Citizenship				
Post Office Address											
City		State			Country						

D:\NrPortbl\iManage\KRISTINA\270038_1.DOC